sysadmin/ipxe
1
0
Fork 0
mirror of https://github.com/ipxe/ipxe synced 2025-12-21 20:40:25 +03:00
Code Issues Packages Projects Releases Wiki Activity

[pci] Add support for PCI Enhanced Allocation

Browse Source 
Some embedded devices have immovable BARs, which are described via a
PCI Enhanced Allocation capability.

Signed-off-by: Michael Brown <mcb30@ipxe.org>
This commit is contained in:
Michael Brown
2016-05-14 18:34:08 +01:00
parent 276d7c31c5
commit 6d2bdc4ea3
4 changed files with 221 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
src/include/ipxe/errfile.h
View File

@@ -189,6 +189,7 @@ FILE_LICENCE ( GPL2_OR_LATER_OR_UBDL );
#define ERRFILE_golan ( ERRFILE_DRIVER | 0x007d0000 )
#define ERRFILE_flexboot_nodnic ( ERRFILE_DRIVER | 0x007e0000 )
#define ERRFILE_virtio_pci ( ERRFILE_DRIVER | 0x007f0000 )
#define ERRFILE_pciea ( ERRFILE_DRIVER | 0x00c00000 )
#define ERRFILE_aoe ( ERRFILE_NET | 0x00000000 )
#define ERRFILE_arp ( ERRFILE_NET | 0x00010000 )

1
src/include/ipxe/pci.h
View File

@@ -94,6 +94,7 @@ FILE_LICENCE ( GPL2_OR_LATER_OR_UBDL );
#define PCI_CAP_ID_VPD 0x03 /**< Vital product data */
#define PCI_CAP_ID_VNDR 0x09 /**< Vendor-specific */
#define PCI_CAP_ID_EXP 0x10 /**< PCI Express */
#define PCI_CAP_ID_EA 0x14 /**< Enhanced Allocation */
/** Next capability */
#define PCI_CAP_NEXT 0x01

70
src/include/ipxe/pciea.h Normal file
View File

@@ -0,0 +1,70 @@
#ifndef _IPXE_PCIEA_H
#define _IPXE_PCIEA_H
/** @file
*
* PCI Enhanced Allocation
*
*/
FILE_LICENCE ( GPL2_OR_LATER_OR_UBDL );
#include <ipxe/pci.h>
/** Number of entries */
#define PCIEA_ENTRIES 2
#define PCIEA_ENTRIES_MASK 0x3f
/** First entry */
#define PCIEA_FIRST 4
/** Entry descriptor */
#define PCIEA_DESC 0
/** Entry size */
#define PCIEA_DESC_SIZE(desc) ( ( (desc) >> 0 ) & 0x7 )
/** BAR equivalent indicator */
#define PCIEA_DESC_BEI(desc) ( ( (desc) >> 4 ) & 0xf )
/** BAR equivalent indicators */
enum pciea_bei {
PCIEA_BEI_BAR_0 = 0, /**< Standard BAR 0 */
PCIEA_BEI_BAR_1 = 1, /**< Standard BAR 1 */
PCIEA_BEI_BAR_2 = 2, /**< Standard BAR 2 */
PCIEA_BEI_BAR_3 = 3, /**< Standard BAR 3 */
PCIEA_BEI_BAR_4 = 4, /**< Standard BAR 4 */
PCIEA_BEI_BAR_5 = 5, /**< Standard BAR 5 */
PCIEA_BEI_ROM = 8, /**< Expansion ROM BAR */
PCIEA_BEI_VF_BAR_0 = 9, /**< Virtual function BAR 0 */
PCIEA_BEI_VF_BAR_1 = 10, /**< Virtual function BAR 1 */
PCIEA_BEI_VF_BAR_2 = 11, /**< Virtual function BAR 2 */
PCIEA_BEI_VF_BAR_3 = 12, /**< Virtual function BAR 3 */
PCIEA_BEI_VF_BAR_4 = 13, /**< Virtual function BAR 4 */
PCIEA_BEI_VF_BAR_5 = 14, /**< Virtual function BAR 5 */
};
/** Entry is enabled */
#define PCIEA_DESC_ENABLED 0x80000000UL
/** Base address low dword */
#define PCIEA_LOW_BASE 4
/** Limit low dword */
#define PCIEA_LOW_LIMIT 8
/** BAR is 64-bit */
#define PCIEA_LOW_ATTR_64BIT 0x00000002UL
/** Low dword attribute bit mask */
#define PCIEA_LOW_ATTR_MASK 0x00000003UL
/** Offset to high dwords */
#define PCIEA_LOW_HIGH 8
extern unsigned long pciea_bar_start ( struct pci_device *pci,
unsigned int bei );
extern unsigned long pciea_bar_size ( struct pci_device *pci,
unsigned int bei );
#endif /* _IPXE_PCIEA_H */