mirror of
https://github.com/ipxe/ipxe
synced 2026-01-14 01:49:16 +03:00
[ath] Fix building with GCC 6
Signed-off-by: Michael Brown <mcb30@ipxe.org>
This commit is contained in:
@@ -16,7 +16,7 @@
|
||||
|
||||
FILE_LICENCE ( BSD2 );
|
||||
|
||||
static const u32 ar9280Modes_9280_2[][6] = {
|
||||
static __unused const u32 ar9280Modes_9280_2[][6] = {
|
||||
{0x00001030, 0x00000230, 0x00000460, 0x000002c0, 0x00000160, 0x000001e0},
|
||||
{0x00001070, 0x00000168, 0x000002d0, 0x00000318, 0x0000018c, 0x000001e0},
|
||||
{0x000010b0, 0x00000e60, 0x00001cc0, 0x00007c70, 0x00003e38, 0x00001180},
|
||||
@@ -65,7 +65,7 @@ static const u32 ar9280Modes_9280_2[][6] = {
|
||||
{0x00007894, 0x5a508000, 0x5a508000, 0x5a508000, 0x5a508000, 0x5a508000},
|
||||
};
|
||||
|
||||
static const u32 ar9280Common_9280_2[][2] = {
|
||||
static __unused const u32 ar9280Common_9280_2[][2] = {
|
||||
/* Addr allmodes */
|
||||
{0x0000000c, 0x00000000},
|
||||
{0x00000030, 0x00020015},
|
||||
@@ -409,7 +409,7 @@ static const u32 ar9280Common_9280_2[][2] = {
|
||||
{0x00007898, 0x2a850160},
|
||||
};
|
||||
|
||||
static const u32 ar9280Modes_fast_clock_9280_2[][3] = {
|
||||
static __unused const u32 ar9280Modes_fast_clock_9280_2[][3] = {
|
||||
/* Addr 5G_HT20 5G_HT40 */
|
||||
{0x00001030, 0x00000268, 0x000004d0},
|
||||
{0x00001070, 0x0000018c, 0x00000318},
|
||||
@@ -426,7 +426,7 @@ static const u32 ar9280Modes_fast_clock_9280_2[][3] = {
|
||||
{0x00009918, 0x0000000b, 0x00000016},
|
||||
};
|
||||
|
||||
static const u32 ar9280Modes_backoff_23db_rxgain_9280_2[][6] = {
|
||||
static __unused const u32 ar9280Modes_backoff_23db_rxgain_9280_2[][6] = {
|
||||
{0x00009a00, 0x00008184, 0x00008184, 0x00000290, 0x00000290, 0x00000290},
|
||||
{0x00009a04, 0x00008188, 0x00008188, 0x00000300, 0x00000300, 0x00000300},
|
||||
{0x00009a08, 0x0000818c, 0x0000818c, 0x00000304, 0x00000304, 0x00000304},
|
||||
@@ -559,7 +559,7 @@ static const u32 ar9280Modes_backoff_23db_rxgain_9280_2[][6] = {
|
||||
{0x0000a848, 0x00001066, 0x00001066, 0x00001055, 0x00001055, 0x00001055},
|
||||
};
|
||||
|
||||
static const u32 ar9280Modes_original_rxgain_9280_2[][6] = {
|
||||
static __unused const u32 ar9280Modes_original_rxgain_9280_2[][6] = {
|
||||
{0x00009a00, 0x00008184, 0x00008184, 0x00008000, 0x00008000, 0x00008000},
|
||||
{0x00009a04, 0x00008188, 0x00008188, 0x00008000, 0x00008000, 0x00008000},
|
||||
{0x00009a08, 0x0000818c, 0x0000818c, 0x00008000, 0x00008000, 0x00008000},
|
||||
@@ -692,7 +692,7 @@ static const u32 ar9280Modes_original_rxgain_9280_2[][6] = {
|
||||
{0x0000a848, 0x00001066, 0x00001066, 0x00001063, 0x00001063, 0x00001063},
|
||||
};
|
||||
|
||||
static const u32 ar9280Modes_backoff_13db_rxgain_9280_2[][6] = {
|
||||
static __unused const u32 ar9280Modes_backoff_13db_rxgain_9280_2[][6] = {
|
||||
{0x00009a00, 0x00008184, 0x00008184, 0x00000290, 0x00000290, 0x00000290},
|
||||
{0x00009a04, 0x00008188, 0x00008188, 0x00000300, 0x00000300, 0x00000300},
|
||||
{0x00009a08, 0x0000818c, 0x0000818c, 0x00000304, 0x00000304, 0x00000304},
|
||||
@@ -825,7 +825,7 @@ static const u32 ar9280Modes_backoff_13db_rxgain_9280_2[][6] = {
|
||||
{0x0000a848, 0x00001066, 0x00001066, 0x0000105a, 0x0000105a, 0x0000105a},
|
||||
};
|
||||
|
||||
static const u32 ar9280Modes_high_power_tx_gain_9280_2[][6] = {
|
||||
static __unused const u32 ar9280Modes_high_power_tx_gain_9280_2[][6] = {
|
||||
{0x0000a274, 0x0a19e652, 0x0a19e652, 0x0a1aa652, 0x0a1aa652, 0x0a1aa652},
|
||||
{0x0000a27c, 0x050739ce, 0x050739ce, 0x050739ce, 0x050739ce, 0x050739ce},
|
||||
{0x0000a300, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000},
|
||||
@@ -859,7 +859,7 @@ static const u32 ar9280Modes_high_power_tx_gain_9280_2[][6] = {
|
||||
{0x00007844, 0xf258a480, 0xf258a480, 0xf258a480, 0xf258a480, 0xf258a480},
|
||||
};
|
||||
|
||||
static const u32 ar9280Modes_original_tx_gain_9280_2[][6] = {
|
||||
static __unused const u32 ar9280Modes_original_tx_gain_9280_2[][6] = {
|
||||
{0x0000a274, 0x0a19c652, 0x0a19c652, 0x0a1aa652, 0x0a1aa652, 0x0a1aa652},
|
||||
{0x0000a27c, 0x050701ce, 0x050701ce, 0x050701ce, 0x050701ce, 0x050701ce},
|
||||
{0x0000a300, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000},
|
||||
@@ -893,7 +893,7 @@ static const u32 ar9280Modes_original_tx_gain_9280_2[][6] = {
|
||||
{0x00007844, 0x92592480, 0x92592480, 0x92592480, 0x92592480, 0x92592480},
|
||||
};
|
||||
|
||||
static const u32 ar9280PciePhy_clkreq_off_L1_9280[][2] = {
|
||||
static __unused const u32 ar9280PciePhy_clkreq_off_L1_9280[][2] = {
|
||||
/* Addr allmodes */
|
||||
{0x00004040, 0x9248fd00},
|
||||
{0x00004040, 0x24924924},
|
||||
@@ -907,7 +907,7 @@ static const u32 ar9280PciePhy_clkreq_off_L1_9280[][2] = {
|
||||
{0x00004044, 0x00000000},
|
||||
};
|
||||
|
||||
static const u32 ar9280PciePhy_clkreq_always_on_L1_9280[][2] = {
|
||||
static __unused const u32 ar9280PciePhy_clkreq_always_on_L1_9280[][2] = {
|
||||
/* Addr allmodes */
|
||||
{0x00004040, 0x9248fd00},
|
||||
{0x00004040, 0x24924924},
|
||||
@@ -921,7 +921,7 @@ static const u32 ar9280PciePhy_clkreq_always_on_L1_9280[][2] = {
|
||||
{0x00004044, 0x00000000},
|
||||
};
|
||||
|
||||
static const u32 ar9285PciePhy_clkreq_always_on_L1_9285[][2] = {
|
||||
static __unused const u32 ar9285PciePhy_clkreq_always_on_L1_9285[][2] = {
|
||||
/* Addr allmodes */
|
||||
{0x00004040, 0x9248fd00},
|
||||
{0x00004040, 0x24924924},
|
||||
@@ -935,7 +935,7 @@ static const u32 ar9285PciePhy_clkreq_always_on_L1_9285[][2] = {
|
||||
{0x00004044, 0x00000000},
|
||||
};
|
||||
|
||||
static const u32 ar9285PciePhy_clkreq_off_L1_9285[][2] = {
|
||||
static __unused const u32 ar9285PciePhy_clkreq_off_L1_9285[][2] = {
|
||||
/* Addr allmodes */
|
||||
{0x00004040, 0x9248fd00},
|
||||
{0x00004040, 0x24924924},
|
||||
@@ -949,7 +949,7 @@ static const u32 ar9285PciePhy_clkreq_off_L1_9285[][2] = {
|
||||
{0x00004044, 0x00000000},
|
||||
};
|
||||
|
||||
static const u32 ar9285Modes_9285_1_2[][6] = {
|
||||
static __unused const u32 ar9285Modes_9285_1_2[][6] = {
|
||||
{0x00001030, 0x00000230, 0x00000460, 0x000002c0, 0x00000160, 0x000001e0},
|
||||
{0x00001070, 0x00000168, 0x000002d0, 0x00000318, 0x0000018c, 0x000001e0},
|
||||
{0x000010b0, 0x00000e60, 0x00001cc0, 0x00007c70, 0x00003e38, 0x00001180},
|
||||
@@ -1254,7 +1254,7 @@ static const u32 ar9285Modes_9285_1_2[][6] = {
|
||||
{0x0000a358, 0x7999aa02, 0x7999aa02, 0x7999aa0e, 0x7999aa0e, 0x7999aa0e},
|
||||
};
|
||||
|
||||
static const u32 ar9285Common_9285_1_2[][2] = {
|
||||
static __unused const u32 ar9285Common_9285_1_2[][2] = {
|
||||
/* Addr allmodes */
|
||||
{0x0000000c, 0x00000000},
|
||||
{0x00000030, 0x00020045},
|
||||
@@ -1574,7 +1574,7 @@ static const u32 ar9285Common_9285_1_2[][2] = {
|
||||
{0x00007870, 0x10142c00},
|
||||
};
|
||||
|
||||
static const u32 ar9285Modes_high_power_tx_gain_9285_1_2[][6] = {
|
||||
static __unused const u32 ar9285Modes_high_power_tx_gain_9285_1_2[][6] = {
|
||||
{0x0000a300, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000},
|
||||
{0x0000a304, 0x00000000, 0x00000000, 0x00006200, 0x00006200, 0x00000000},
|
||||
{0x0000a308, 0x00000000, 0x00000000, 0x00008201, 0x00008201, 0x00000000},
|
||||
@@ -1614,7 +1614,7 @@ static const u32 ar9285Modes_high_power_tx_gain_9285_1_2[][6] = {
|
||||
{0x0000a3e0, 0x000000e7, 0x000000e7, 0x000000e7, 0x000000e7, 0x000000e7},
|
||||
};
|
||||
|
||||
static const u32 ar9285Modes_original_tx_gain_9285_1_2[][6] = {
|
||||
static __unused const u32 ar9285Modes_original_tx_gain_9285_1_2[][6] = {
|
||||
{0x0000a300, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000},
|
||||
{0x0000a304, 0x00000000, 0x00000000, 0x00009200, 0x00009200, 0x00000000},
|
||||
{0x0000a308, 0x00000000, 0x00000000, 0x00010208, 0x00010208, 0x00000000},
|
||||
@@ -1654,7 +1654,7 @@ static const u32 ar9285Modes_original_tx_gain_9285_1_2[][6] = {
|
||||
{0x0000a3e0, 0x0000039c, 0x0000039c, 0x0000039c, 0x0000039c, 0x0000039c},
|
||||
};
|
||||
|
||||
static const u32 ar9285Modes_XE2_0_normal_power[][6] = {
|
||||
static __unused const u32 ar9285Modes_XE2_0_normal_power[][6] = {
|
||||
{0x0000a300, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000},
|
||||
{0x0000a304, 0x00000000, 0x00000000, 0x00009200, 0x00009200, 0x00000000},
|
||||
{0x0000a308, 0x00000000, 0x00000000, 0x00010208, 0x00010208, 0x00000000},
|
||||
@@ -1694,7 +1694,7 @@ static const u32 ar9285Modes_XE2_0_normal_power[][6] = {
|
||||
{0x0000a3e0, 0x0000039c, 0x0000039c, 0x0000039c, 0x0000039c, 0x0000039c},
|
||||
};
|
||||
|
||||
static const u32 ar9285Modes_XE2_0_high_power[][6] = {
|
||||
static __unused const u32 ar9285Modes_XE2_0_high_power[][6] = {
|
||||
{0x0000a300, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000},
|
||||
{0x0000a304, 0x00000000, 0x00000000, 0x00006200, 0x00006200, 0x00000000},
|
||||
{0x0000a308, 0x00000000, 0x00000000, 0x00008201, 0x00008201, 0x00000000},
|
||||
@@ -1734,7 +1734,7 @@ static const u32 ar9285Modes_XE2_0_high_power[][6] = {
|
||||
{0x0000a3e0, 0x000000e7, 0x000000e7, 0x000000e7, 0x000000e7, 0x000000e7},
|
||||
};
|
||||
|
||||
static const u32 ar9285PciePhy_clkreq_always_on_L1_9285_1_2[][2] = {
|
||||
static __unused const u32 ar9285PciePhy_clkreq_always_on_L1_9285_1_2[][2] = {
|
||||
/* Addr allmodes */
|
||||
{0x00004040, 0x9248fd00},
|
||||
{0x00004040, 0x24924924},
|
||||
@@ -1748,7 +1748,7 @@ static const u32 ar9285PciePhy_clkreq_always_on_L1_9285_1_2[][2] = {
|
||||
{0x00004044, 0x00000000},
|
||||
};
|
||||
|
||||
static const u32 ar9285PciePhy_clkreq_off_L1_9285_1_2[][2] = {
|
||||
static __unused const u32 ar9285PciePhy_clkreq_off_L1_9285_1_2[][2] = {
|
||||
/* Addr allmodes */
|
||||
{0x00004040, 0x9248fd00},
|
||||
{0x00004040, 0x24924924},
|
||||
@@ -1762,7 +1762,7 @@ static const u32 ar9285PciePhy_clkreq_off_L1_9285_1_2[][2] = {
|
||||
{0x00004044, 0x00000000},
|
||||
};
|
||||
|
||||
static const u32 ar9287Modes_9287_1_1[][6] = {
|
||||
static __unused const u32 ar9287Modes_9287_1_1[][6] = {
|
||||
{0x00001030, 0x00000000, 0x00000000, 0x000002c0, 0x00000160, 0x000001e0},
|
||||
{0x00001070, 0x00000000, 0x00000000, 0x00000318, 0x0000018c, 0x000001e0},
|
||||
{0x000010b0, 0x00000000, 0x00000000, 0x00007c70, 0x00003e38, 0x00001180},
|
||||
@@ -1808,7 +1808,7 @@ static const u32 ar9287Modes_9287_1_1[][6] = {
|
||||
{0x0000a3d8, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000},
|
||||
};
|
||||
|
||||
static const u32 ar9287Common_9287_1_1[][2] = {
|
||||
static __unused const u32 ar9287Common_9287_1_1[][2] = {
|
||||
/* Addr allmodes */
|
||||
{0x0000000c, 0x00000000},
|
||||
{0x00000030, 0x00020015},
|
||||
@@ -2177,21 +2177,21 @@ static const u32 ar9287Common_9287_1_1[][2] = {
|
||||
{0x000078b8, 0x2a850160},
|
||||
};
|
||||
|
||||
static const u32 ar9287Common_normal_cck_fir_coeff_9287_1_1[][2] = {
|
||||
static __unused const u32 ar9287Common_normal_cck_fir_coeff_9287_1_1[][2] = {
|
||||
/* Addr allmodes */
|
||||
{0x0000a1f4, 0x00fffeff},
|
||||
{0x0000a1f8, 0x00f5f9ff},
|
||||
{0x0000a1fc, 0xb79f6427},
|
||||
};
|
||||
|
||||
static const u32 ar9287Common_japan_2484_cck_fir_coeff_9287_1_1[][2] = {
|
||||
static __unused const u32 ar9287Common_japan_2484_cck_fir_coeff_9287_1_1[][2] = {
|
||||
/* Addr allmodes */
|
||||
{0x0000a1f4, 0x00000000},
|
||||
{0x0000a1f8, 0xefff0301},
|
||||
{0x0000a1fc, 0xca9228ee},
|
||||
};
|
||||
|
||||
static const u32 ar9287Modes_tx_gain_9287_1_1[][6] = {
|
||||
static __unused const u32 ar9287Modes_tx_gain_9287_1_1[][6] = {
|
||||
{0x0000a300, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000},
|
||||
{0x0000a304, 0x00000000, 0x00000000, 0x00004002, 0x00004002, 0x00004002},
|
||||
{0x0000a308, 0x00000000, 0x00000000, 0x00008004, 0x00008004, 0x00008004},
|
||||
@@ -2239,7 +2239,7 @@ static const u32 ar9287Modes_tx_gain_9287_1_1[][6] = {
|
||||
{0x0000a274, 0x0a180000, 0x0a180000, 0x0a1aa000, 0x0a1aa000, 0x0a1aa000},
|
||||
};
|
||||
|
||||
static const u32 ar9287Modes_rx_gain_9287_1_1[][6] = {
|
||||
static __unused const u32 ar9287Modes_rx_gain_9287_1_1[][6] = {
|
||||
{0x00009a00, 0x00000000, 0x00000000, 0x0000a120, 0x0000a120, 0x0000a120},
|
||||
{0x00009a04, 0x00000000, 0x00000000, 0x0000a124, 0x0000a124, 0x0000a124},
|
||||
{0x00009a08, 0x00000000, 0x00000000, 0x0000a128, 0x0000a128, 0x0000a128},
|
||||
@@ -2500,7 +2500,7 @@ static const u32 ar9287Modes_rx_gain_9287_1_1[][6] = {
|
||||
{0x0000a848, 0x00000000, 0x00000000, 0x00001067, 0x00001067, 0x00001067},
|
||||
};
|
||||
|
||||
static const u32 ar9287PciePhy_clkreq_always_on_L1_9287_1_1[][2] = {
|
||||
static __unused const u32 ar9287PciePhy_clkreq_always_on_L1_9287_1_1[][2] = {
|
||||
/* Addr allmodes */
|
||||
{0x00004040, 0x9248fd00},
|
||||
{0x00004040, 0x24924924},
|
||||
@@ -2514,7 +2514,7 @@ static const u32 ar9287PciePhy_clkreq_always_on_L1_9287_1_1[][2] = {
|
||||
{0x00004044, 0x00000000},
|
||||
};
|
||||
|
||||
static const u32 ar9287PciePhy_clkreq_off_L1_9287_1_1[][2] = {
|
||||
static __unused const u32 ar9287PciePhy_clkreq_off_L1_9287_1_1[][2] = {
|
||||
/* Addr allmodes */
|
||||
{0x00004040, 0x9248fd00},
|
||||
{0x00004040, 0x24924924},
|
||||
@@ -2528,7 +2528,7 @@ static const u32 ar9287PciePhy_clkreq_off_L1_9287_1_1[][2] = {
|
||||
{0x00004044, 0x00000000},
|
||||
};
|
||||
|
||||
static const u32 ar9271Modes_9271[][6] = {
|
||||
static __unused const u32 ar9271Modes_9271[][6] = {
|
||||
{0x00001030, 0x00000230, 0x00000460, 0x000002c0, 0x00000160, 0x000001e0},
|
||||
{0x00001070, 0x00000168, 0x000002d0, 0x00000318, 0x0000018c, 0x000001e0},
|
||||
{0x000010b0, 0x00000e60, 0x00001cc0, 0x00007c70, 0x00003e38, 0x00001180},
|
||||
@@ -2834,7 +2834,7 @@ static const u32 ar9271Modes_9271[][6] = {
|
||||
{0x0000a358, 0x7999aa02, 0x7999aa02, 0x7999aa0e, 0x7999aa0e, 0x7999aa0e},
|
||||
};
|
||||
|
||||
static const u32 ar9271Common_9271[][2] = {
|
||||
static __unused const u32 ar9271Common_9271[][2] = {
|
||||
/* Addr allmodes */
|
||||
{0x0000000c, 0x00000000},
|
||||
{0x00000030, 0x00020045},
|
||||
@@ -3163,26 +3163,26 @@ static const u32 ar9271Common_9271[][2] = {
|
||||
{0x0000d384, 0xf3307ff0},
|
||||
};
|
||||
|
||||
static const u32 ar9271Common_normal_cck_fir_coeff_9271[][2] = {
|
||||
static __unused const u32 ar9271Common_normal_cck_fir_coeff_9271[][2] = {
|
||||
/* Addr allmodes */
|
||||
{0x0000a1f4, 0x00fffeff},
|
||||
{0x0000a1f8, 0x00f5f9ff},
|
||||
{0x0000a1fc, 0xb79f6427},
|
||||
};
|
||||
|
||||
static const u32 ar9271Common_japan_2484_cck_fir_coeff_9271[][2] = {
|
||||
static __unused const u32 ar9271Common_japan_2484_cck_fir_coeff_9271[][2] = {
|
||||
/* Addr allmodes */
|
||||
{0x0000a1f4, 0x00000000},
|
||||
{0x0000a1f8, 0xefff0301},
|
||||
{0x0000a1fc, 0xca9228ee},
|
||||
};
|
||||
|
||||
static const u32 ar9271Modes_9271_1_0_only[][6] = {
|
||||
static __unused const u32 ar9271Modes_9271_1_0_only[][6] = {
|
||||
{0x00009910, 0x30002311, 0x30002311, 0x30002311, 0x30002311, 0x30002311},
|
||||
{0x00009828, 0x0a020001, 0x0a020001, 0x0a020001, 0x0a020001, 0x0a020001},
|
||||
};
|
||||
|
||||
static const u32 ar9271Modes_9271_ANI_reg[][6] = {
|
||||
static __unused const u32 ar9271Modes_9271_ANI_reg[][6] = {
|
||||
{0x00009850, 0x6d4000e2, 0x6d4000e2, 0x6d4000e2, 0x6d4000e2, 0x6d4000e2},
|
||||
{0x0000985c, 0x3139605e, 0x3139605e, 0x3137605e, 0x3137605e, 0x3139605e},
|
||||
{0x00009858, 0x7ec84d2e, 0x7ec84d2e, 0x7ec84d2e, 0x7ec84d2e, 0x7ec84d2e},
|
||||
@@ -3193,7 +3193,7 @@ static const u32 ar9271Modes_9271_ANI_reg[][6] = {
|
||||
{0x000099c0, 0x05eea6d4, 0x05eea6d4, 0x05eea6d4, 0x05eea6d4, 0x05eea6d4},
|
||||
};
|
||||
|
||||
static const u32 ar9271Modes_normal_power_tx_gain_9271[][6] = {
|
||||
static __unused const u32 ar9271Modes_normal_power_tx_gain_9271[][6] = {
|
||||
{0x0000a300, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000},
|
||||
{0x0000a304, 0x00000000, 0x00000000, 0x00009200, 0x00009200, 0x00000000},
|
||||
{0x0000a308, 0x00000000, 0x00000000, 0x00010208, 0x00010208, 0x00000000},
|
||||
@@ -3229,7 +3229,7 @@ static const u32 ar9271Modes_normal_power_tx_gain_9271[][6] = {
|
||||
{0x0000a3e0, 0x000003bd, 0x000003bd, 0x000003bd, 0x000003bd, 0x000003bd},
|
||||
};
|
||||
|
||||
static const u32 ar9271Modes_high_power_tx_gain_9271[][6] = {
|
||||
static __unused const u32 ar9271Modes_high_power_tx_gain_9271[][6] = {
|
||||
{0x0000a300, 0x00000000, 0x00000000, 0x00010000, 0x00010000, 0x00000000},
|
||||
{0x0000a304, 0x00000000, 0x00000000, 0x00016200, 0x00016200, 0x00000000},
|
||||
{0x0000a308, 0x00000000, 0x00000000, 0x00018201, 0x00018201, 0x00000000},
|
||||
|
||||
Reference in New Issue
Block a user